Design and Implementation of a Random Number Generator on FPGA
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 5)Publication Date: 2015-05-05
Authors : Vishakha V. Bonde; A. D. Kale;
Page : 203-208
Keywords : Random Number Generator; Cryptography; C; synthesis; text-to-speech; FPGA;
Abstract
Random numbers are used in a wide variety of applications. True random number generators are slow and expensive for many applications while pseudo random number generators (RNG) suffice for most applications. Although a majority of random number generators have been implemented in software level, increasing demand exists for hardware implementation due to the advent of faster and high density Field Programmable Gate Arrays (FPGA). FPGAs make it possible to implement complex systems, such as numerical calculations, genetic programs, simulation algorithms etc. , at hardware level. This paper discusses in detail the hardware implementation of several RNGs and their characteristics. Random number generator is required extensively by many applications like cryptography, simulation, numerical analysis, text-to-speech etc. Most C libraries have a pair of library routines for initializing, and then generating random numbers. For parametric speech synthesis application, a random number generator is required to produce noise samples. Therefore, a need has been felt for the design of a dedicated hardware for random number generator that generates one random number per cycle so that text-to speech conversion is done in real time.
Other Latest Articles
- Acoustic Noise Cancellation by NLMS and RLS Algorithms of Adaptive Filter
- Review of Transform Domain Techniques for Image Steganography
- Performance Enhancement of Dimension Reduction for Microarray Data
- An Exploratory Study of Trust in Moroccan Agribusiness: Towards A View of E-Supply Chain Adoption
- Low Energy Consumption with Secure Routing in Wireless Sensor Network
Last modified: 2021-06-30 21:46:31