An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 5)Publication Date: 2015-05-05
Authors : Avinash Singh; Subodh Wairya;
Page : 2277-2280
Keywords : Feedthrough logic FTL; high speed; low power adder; CMOS logic circuit;
Abstract
This paper presents the design of low power and high speed circuit using a new CMOS logic family called feedthrough logic. FTL arithmetic circuits provides for smaller propagation time delay when compared with the standard CMOS technologies. The proposed circuit has very low dynamic power consumption and lower propagation delay compared to the recently proposed circuit techniques for the dynamic logic styles. A long chain of inverters (20 stages) and a 16-bit ripple carry adder (RCA) is designed by modified feedthrough logic. Then comparison analysis has been carried out by simulating the circuitry in 180nm CMOS process technology from TSMC using Tanner EDA 14.11 tool.
Other Latest Articles
- Performance based Seismic Evaluation of RCC Framed Building using Shear Deformation Model
- Knowledge and Practice on Partogram among Staff Nurses
- Diagnostic Utility of Overnight Video Electroencephalography (VEEG) to Routine EEG in Case of Seizure Disorder
- Detection of Abnormal Conditions of Induction Motor by using ANN
- A New Approach to Solve Fuzzy Travelling Salesman Problems by using Ranking Functions
Last modified: 2021-06-30 21:46:31