ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

An Improved Feedthrough Logic for Low Power and High Speed Arithmetic Circuits

Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 5)

Publication Date:

Authors : ; ;

Page : 2277-2280

Keywords : Feedthrough logic FTL; high speed; low power adder; CMOS logic circuit;

Source : Downloadexternal Find it from : Google Scholarexternal

Abstract

This paper presents the design of low power and high speed circuit using a new CMOS logic family called feedthrough logic. FTL arithmetic circuits provides for smaller propagation time delay when compared with the standard CMOS technologies. The proposed circuit has very low dynamic power consumption and lower propagation delay compared to the recently proposed circuit techniques for the dynamic logic styles. A long chain of inverters (20 stages) and a 16-bit ripple carry adder (RCA) is designed by modified feedthrough logic. Then comparison analysis has been carried out by simulating the circuitry in 180nm CMOS process technology from TSMC using Tanner EDA 14.11 tool.

Last modified: 2021-06-30 21:46:31