Asymmetric SRAM Memory Cell for Power Reduction
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 5)Publication Date: 2015-05-05
Authors : Elizebeth Mohan; Sarabdeep Singh;
Page : 2990-2992
Keywords : SRAM; Low-leakage; Low-power; Dual-Vt;
Abstract
The main objective of this paper is to present the reasons for the preference of asymmetric SRAM cell over symmetric SRAM for cache memory applications. Since memory is main and consists a large part of systems, nearly fifty percent, reducing the power and delay in memories have become a hot burning issue. Almost half of the total CPU (central processing unit) dissipation is due to memory operations. SRAM memory is an essential building block for all processors and VLSI systems. Ideally, a SRAM cell should be fast and should dissipate low leakage power. Traditional SRAM cells are symmetrically composed of transistors with identical leakage and threshold characteristics, whereas asymmetric SRAM cell designs offer low leakage with little or no impact on latency.
Other Latest Articles
- Modal and Thermal Analysis of Gas Turbine Multi Stage Rotor
- Effect of Soil Cracking on 2D Electrical Resistivity Measurements
- The Ability of Generic Science at Observation and Inference Logic Prospective Chemistry Teacher in Organic Chemistry Experiment
- Health Management Information System for Decision-Making in Nigeria: Challenges and Resolutions
- Scaling Up Exclusive Breastfeeding among Mothers in Enugu East Local Government Area Nigeria- A Health Intervention Study
Last modified: 2021-06-30 21:46:31