FIR Interpolation Filter for Multi-Standard Digital Up Converter Using FPGA
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 5)Publication Date: 2015-05-05
Authors : Chaithra M. R.; Yashwanth N;
Page : 3033-3036
Keywords : Digital Up Converter; Software defined radio SDR; Reconfigurable; Binary common sub-expression BCS;
Abstract
This paper proposes an implementation of pulse shaping FIR interpolation filter for digital up converter. The designing of root raised cosine FIR filter for multistandard DUC for different standards is reduces the multiplications and additions per input samples and reduction in the power consumption has also been achieved. The 2-bit binary common sub-expression (BCS) elimination method is used to design the multipliers so that the delay can be minimized with increased speed and power performance parameters. The design could be validated for a standard wireless communication technology with specific incoming bit streams. The proposed design could be implemented using RTL Code and functional correctness is verified using a sophisticated Modelsim/ISIM Simulator tool.
Other Latest Articles
- Modified Constraint Induced Movement Therapy (mCIMT) for Children with Hemiplegic Cerebral Palsy to Improve Upper Extremity Function: Pilot Study
- Smart Type-Ahead Search in XML
- A Query-Based Summarizer based on the Context
- High Efficiency Unity Power Factor Compact Fluorescent Lamp with Energy Conservation Dimmer for Commercial Applications
- Region Based Energy Efficient Clustering In Wireless Sensor Networks
Last modified: 2021-06-30 21:46:31