ASIC Architectures for Implementing ECC Arithmetic over Finite Fields
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 6)Publication Date: 2015-06-05
Authors : Hemanth Ravindra; Jalaja S;
Page : 878-884
Keywords : ASIC based ECC; Karatsuba Algorithm variations; Combination of Algorithms; Quad-ITA; Low power design;
Abstract
The ever growing need for improved security for applications over internet has resulted in wide acceptance of Elliptic Curve Cryptography (ECC) in industry and academic research. This growth has started the spread of architectures for implementing ECC from FPGA towards ASIC. Computing scalar multiplication and point inversion forms the core ECC architecture. This paper discusses the ASIC based implementation of these ECC arithmetic primitives over finite fields GF (2m). Scalar multiplication is based on a recursive variant of Karatsuba Algorithm and Inversion algorithms are based on quad-ITA. The arithmetic components are designed using Verilog and implemented using Cadence 45nm fast technology library. The proposed variation of Karatsuba Multiplier has low power considerations and better area delay product.
Other Latest Articles
- Enhanced Training Phase Reduction with Feature Filtering for Malware Detection Using Ensemble SVM
- Experimental Investigation of Different Groove Geometry of Hydrodynamic Journal Bearing On Mechanical Vibrations
- Design and Implementation of Efficient FSM for AHB Master and Arbiter
- Preparation and Physicochemical Characterization of Poly (D, L-lactide-co-glycolide) Nanoparticles for Controlled Release of EGCG
- Alfalfa (Medicago sativa) Mulch on Growth of Troyer Citrange (Citrus sinensis x Poncirus trifoliata) Seedlings
Last modified: 2021-06-30 21:49:27