Implementation of Enhanced Cache Controller with Multi-Sized Outputs
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 6)Publication Date: 2015-06-05
Authors : Sweety M Pinjani; V. B. Baru;
Page : 2174-2176
Keywords : Cache; cache controller; system performance; hit; miss;
Abstract
The major role of cache controller is reduction in the data transfer access time between the CPU and cache. The controller which is capable of handling a system with many cores is designed. It is also capable of giving multi-sized output like 1, 2, 4, 8 and 16 bytes. The operation of this controller is defined by 6 different states like Fetch Data, Read Cache, Write Cache, Read Memory, Write Memory and Give Data. The controller can be used for different ways of caches. The design is developed using Verilog HDL. A test bench is also developed to test the functionality of the design.
Other Latest Articles
- Calibration Tool for ECU based on CCP
- Influence of Change Management Strategy on the Adoption of Electronic Medical Records Systems in Public Hospitals in Nairobi County
- Cultural Heritage Conservation: Planning For Reconstruction
- A Study on Effect of Inhaled Pesticides on Pulmonary Function Tests in Farmers
- Cultural and Identity Pathology of the Internet
Last modified: 2021-06-30 21:49:27