Designing Successive Approximation Register ADC by Using Double Tail Comparator
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 7)Publication Date: 2015-07-05
Authors : Neha Sharma; Rachna Manchanda;
Page : 1648-1650
Keywords : SAR ADC; Double Tail Comparator;
Abstract
In high speed communication systems, data converters are most important for a transmission. Successive Approximation Register ADC is used as a sub-ADC of time interleaved ADC because its simplicity, linearity, low power consumption, and low latency. In this paper the double tail comparator is designed using Tanner 13.0 software and the power consumed is 1.467 Watt. Then it is implemented in the slowest Successive Approximation register and the power consumption is analyzed. It is noted that the power and speed is increased due to implementation of double tail comparator. Power consumption is reduced to great extent. In this paper, SAR ADC is designed in 0.65um CMOS technology with power supply of 0.705v for vinn and supply voltage for vinp is 0.710v. This design is working on 500MHz frequency. Delay, average power, maximum peak power is analyzed.
Other Latest Articles
- A Clinicopathological Correlation of Pap Smear Findings in Gynecological Cases: A Retrospective Study
- The Influence of Culture on The Strength of Auditing and Financial Reporting Standards
- The Behaviour of Personal Motorists and the Costs of Traffic Congestion in Nairobi, Kenya
- The Rights and Equitable Treatment of Shareholders in Early Childhood Education (ECE) Management in Bahati Division, Kenya
- Performance Evaluation of various Flooding and Forwarding Protocols based on Delay Tolerant Network's: A Review
Last modified: 2021-06-30 21:50:52