ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

FPGA Implementation of SRRC Filter for WCDMA Systems

Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 7)

Publication Date:

Authors : ; ;

Page : 2581-2584

Keywords : SRRC filter; FIR filter; Inter symbol interference; Pulse shaping; Roll off factor; WCDMA systems;

Source : Downloadexternal Find it from : Google Scholarexternal

Abstract

This paper presents the FPGA implementation of Square root raised cosine filter for pulse shaping used in WCDMA systems. Square root raised cosine filter is a FIR filter. Square root raised cosine filters are used in both transmitter and receiver for matching filter purpose. Mainly square root raised cosine filter is used for pulse shaping so that it reduces the required system bandwidth and also reduces inter symbol interference. SRRC filter also designed to maintain the power level in dbs. SRRC filter is designed by five levels of adders with a roll off factor 0.2. Shifting and add method is used for designing of SRRC filter.

Last modified: 2021-06-30 21:50:52