FPGA Implementation of SRRC Filter for WCDMA Systems
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 7)Publication Date: 2015-07-05
Authors : K. Pavan Kumar; Sri T. Thammi Reddy;
Page : 2581-2584
Keywords : SRRC filter; FIR filter; Inter symbol interference; Pulse shaping; Roll off factor; WCDMA systems;
Abstract
This paper presents the FPGA implementation of Square root raised cosine filter for pulse shaping used in WCDMA systems. Square root raised cosine filter is a FIR filter. Square root raised cosine filters are used in both transmitter and receiver for matching filter purpose. Mainly square root raised cosine filter is used for pulse shaping so that it reduces the required system bandwidth and also reduces inter symbol interference. SRRC filter also designed to maintain the power level in dbs. SRRC filter is designed by five levels of adders with a roll off factor 0.2. Shifting and add method is used for designing of SRRC filter.
Other Latest Articles
- Clothing Pattern Recognition for Blind using SURF and combined GLCM, Wavelet
- Anonymizing Data Privacy Personalization and the Web
- To Find out the Gender Inequality among Social Status of Adolescent
- Efficacy of Fermented Botanical Plant Extracts in the Management of White Flies and 28-Spotted Beetles in Tomato
- Effect Of Chronic Consumption of Cannabis Sativa on Bleeding Time, Prothrombin Time and Platelet Count In Albino Rats
Last modified: 2021-06-30 21:50:52