ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

A Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI)

Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 8)

Publication Date:

Authors : ; ;

Page : 259-263

Keywords : Array Multiplier; Gate Diffusion Input GDI; Full Adder; CMOS logic; Power; Delay;

Source : Downloadexternal Find it from : Google Scholarexternal

Abstract

This paper proposes a new low power and low area 4x4 array multiplier designed using modified Gate diffusion Input (GDI) technique. By using GDI cell, the transistor count is greatly reduced. Basic GDI technique shows a drawback of low voltage swing at output which prevents it for use in multiple stage circuits efficiently. We have used modified GDI technique which shows full swing output and hence can be used in multistage circuits. The whole design is made and simulated in 180nm UMC technology at a supply voltage of 1.8V using Cadence Virtuoso Environment.

Last modified: 2021-06-30 21:52:09