A Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI)
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 8)Publication Date: 2015-08-05
Authors : Mahendra Kumar Lariya; D. K. Mishra;
Page : 259-263
Keywords : Array Multiplier; Gate Diffusion Input GDI; Full Adder; CMOS logic; Power; Delay;
Abstract
This paper proposes a new low power and low area 4x4 array multiplier designed using modified Gate diffusion Input (GDI) technique. By using GDI cell, the transistor count is greatly reduced. Basic GDI technique shows a drawback of low voltage swing at output which prevents it for use in multiple stage circuits efficiently. We have used modified GDI technique which shows full swing output and hence can be used in multistage circuits. The whole design is made and simulated in 180nm UMC technology at a supply voltage of 1.8V using Cadence Virtuoso Environment.
Other Latest Articles
- A Novel Combined Method for PAPR Reduction and BER Enhancement in OFDM
- Mercury Induced Histopathological Changes in the Testis of the Freshwater Fish, Rasbora dandia
- The Effect of Event Marketing Techniques Employed by Nigerian Firms on Consumers? Brand Loyalty and Patronage
- Acoustic Characteristics of Three Vowels of Standard Sri Lankan English
- A Novel Approach to Drive Digital CMOS Inverter Using Logarithmic Amplifier
Last modified: 2021-06-30 21:52:09