Design and Implementation of Adiabatic Logic for Low Power Application
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 8)Publication Date: 2015-08-05
Authors : Vijendra Pratap Singh; S. R. P. Sinha;
Page : 930-934
Keywords : Adiabatic logic; CPAL; Energy Recovery; Static CMOS; Low Power; Energy dissipation; Power clock;
Abstract
This paper shows a new Adiabatic approach known as Complementary Pass Transistor Adiabatic Logic. Power minimization is the first priority of VLSI designers. The dynamic power requirement of CMOS circuits is a major concern in the design of personal information systems and large computers. The clocking mechanism used in Adiabatic logic is different from those of standard CMOS circuits. The Recovery phase of the power clock is used to recover charge from the load capacitor. Adiabatic logic provides a way to reuse the energy stored in load capacitors rather than the conventional way of discharging the load capacitors to the ground and wasting this energy. This paper shows the low power dissipation of Adiabatic logic by presenting the results of various designs (an inverter, two input AND gate, two input NAND gate, two input XOR gate). All simulations are carried out by TSPICE 14.1 and technology used is 90nm.
Other Latest Articles
- Study on Linear Complexity of Sequences Generated Using Modified A5/1 Algorithm
- Effect of Eugenol on the Behaviour of Wistar Albino Rats Subjected to Noise Induced Stress
- Relationship Between School Principals? Transformational Leadership, Teachers? Job Satisfaction, and Teachers? Work Morale at State Elementary Schools in Boven Digoel Regency, Papua, Indonesia
- Eliminating the Problem of Coexistence Between Zigbee and Wifi Using EDCA Synchronization and Multi Header Transmission
- Review of PAPR Reduction in Wireless System with PTS Method
Last modified: 2021-06-30 21:52:09