Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 8)Publication Date: 2015-08-05
Authors : K. Swarna Madhuri; M. Madhu Sudhan Reddy;
Page : 1101-1105
Keywords : CMOS Circuit; VLSI; Full adder; Bridge style;
Abstract
In this paper a new low power and high performance adder cell using a new design style called Bridge is proposed. The bridge design style enjoys a high degree of regularity, higher density than conventional CMOS design style as well as lower power consumption, by using some transistors, named bridge transistors. Simulation results illustrate the superiority of the resulting proposed adder against conventional CMOS 1-bit full-adder in terms of power, delay and PDP. We have performed simulations using HSPICE in a 90 nanometer (nm) and 180nm standard CMOS technology at room temperature, with supply voltage variation from 0.65v to 1.5v with 0.05v steps.
Other Latest Articles
- Comparative Analyzing of Replacement of Natural Fine and Coarse Aggregate by Foundry Waste and Treated Waste Water
- A Comparative Study on Parent-Adolescent Relationship among Government and Private School Girls
- Gene Therapy-A Novel Approach in Genetics
- Food and Waterborne Outbreaks in Albania, 2005-2014
- Prototype Development of Milling Machine Using CAD/CAM
Last modified: 2021-06-30 21:52:09