8Kb Logic Compatible DRAM based Memory Design for Low Power Systems
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 8)Publication Date: 2015-08-05
Authors : Harshita Shrivastava; Rajesh Khatri;
Page : 1267-1271
Keywords : DRAM; Decoder; Sense amplifier; Control circuit; Logic gates;
Abstract
8Kb DRAM based memory is implemented for low power systems.3T DRAM gain cell utilizing preferential boosting is used to achieve large data retention time and low leakage current which contributes to low power consumption. Current mode sense amplifier is designed for read operation to achieve high speed which gives output in voltage mode. There are two 4Kb sections in memory architecture which are controlled by internal control circuitry. This architecture has simplest write back circuitry. This Design performs all specific memory functions. This test memory has 20 pins. This design is done in 180nm CMOS technology
Other Latest Articles
- Is Quantum Gravity the Ultimate Theory? Is it the Theory of Everything or the Unification of Physics?
- Loss Evaluation of Radial Distribution System
- Evolution of Modern Enterprise Resource Planning (ERP) Systems on Technological Background
- Methods of Teaching Learning Process
- Isolation of m-RNA from the Blood Samples of Neonatal Jaundice Patients and then Studied the Expression of Glucose 6-Phosphate Dehydrogenase (G6PD) Gene through cDNA Synthesis and Amplification
Last modified: 2021-06-30 21:52:09