Design of E2 Framer and Deframer
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 8)Publication Date: 2015-08-05
Authors : C. Sudhakar; Sri M. Madhu Babu;
Page : 1846-1849
Keywords : E1 frame; CRC; clock divider; E2 frame; STM-1;
Abstract
This paper describes the design and implementation of E1 frame and generating E2 frame multiplexing of 4 E1 Frames, as well as degenerating E1 frame from E2 frame. The design is implemented using Verilog HDL, functionally validated by simulation, carried out RTL and synthesized to get resource utilization and implemented on an FPGA for functionality verification, using Quartus II and Cyclone IV E FPGA family. The designed framer can be used for generation and analysis of E1 frame that has a data rate of 2.048 Mbps and E2 frame that has a data rate of 8.448 Mbps.
Other Latest Articles
- Epstein ? Barr Virus Antibody Titres in Head and Neck Cancer
- Effect of Nitrogen and Phosphorus Fertilizers on Growth and Yield of Quality Protein Maize (QPM)
- International Marketing Environment Challenges and Opportunities
- The Incidence of Hypertensive Crisis in a Tertiary Hospital
- Size Effect of R.C Beams Flexurally Strengthened with Different Types of FRP Sheets against Flexural Loads
Last modified: 2021-06-30 21:52:09