Reduction of Static Power Dissipation in CMOS Inverter using Extra Nodes and Substrate Current
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 9)Publication Date: 2015-09-05
Authors : Harigovind; Sarath Mohan KP; Mariya Stephen;
Page : 296-300
Keywords : Double tail comparator; kickback noise; dynamic clocked comparators; low power analog-digital convertors ADCs;
Abstract
Comparator is one of the fundamental building blocks in most analog to digital (ADC). Hence its fast operation at low voltage is very essential but without diminishing it performance. The issue related with using low supply voltage is reduced common mode input range. To enhance this techniques like supply boosting, usage of body driven transistors etc are used. Though all have certain advantages but the speed of the comparator was not reliable using any of these techniques. An additional circuitry is added to conventional dynamic comparator which takes care of this speed reliability. But the additional circuitry mismatch when solved gives the double tail comparator. Without complicating the design by adding few transistors a positive feedback is given to reduce the delay time. Many comparator architectures and its comprehensive delay analysis are discussed in this paper along with a new structure for double tail comparator without stacking too many transistors. The comparison between conventional dynamic comparator and double tail comparator is discussed further with its delay analytical expressions.
Other Latest Articles
- 33-Year-Old Male with Intra Abdominal Lump
- Left-Invertible Matrices
- Design and Implementation of Power Controlling Management of Single Phase Power Supply Along With Automatic Electric Bill Generation Using Wireless Communication
- Light Emitting Diodes: Enlightened the Past, Brightening the Future
- Multiphase Level Set Method for Image Segmentation in the Presence of Intensity Inhomogenity with the Help of Brain MRI Images
Last modified: 2021-06-30 21:53:24