Design and Analysis of Dynamic Current Mode Full Adder with reduced Power and Delay
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 11)Publication Date: 2015-11-05
Authors : S.R.P. Sinha; Namita Tiwari;
Page : 2383-2388
Keywords : MOS current mode logic; Power dissipation; Output voltage swing Dynamic poer consumption; Self timed buffer;
Abstract
Current mode logic (CML) technology is popular as it offers high performance with very low power dissipation, equal charging and discharging times, equal noise margins and low output logic swing, therefore high-speed performance is achieved. In this paper, MOS current mode logic (MCML), dynamic current mode logic (DyCML) and cascaded dynamic current mode logic techniques are analyzed and applied to the generation of digital arithmetic circuits. Based on the presented analysis a new current mode full adder is proposed where the circuit of Dynamic Current mode full adder is modified. It is shown that in the proposed full adder circuit both the power consumption and delay time are reduced. The circuits are simulated using TANNER tool with 0.18m technology and supply voltage 1.5V.
Other Latest Articles
- Survey on an Efficient Data Aggregation without Data Loss with Secure Routing in Heterogeneous Wireless Sensor Networks
- A Survey Paper on Key Aggregate Cryptosystem: A Key Assignment Scheme for Scalable Data Sharing Over Cloud Storage
- Survey on Data Aggregation Technique for Wireless Sensor Networks based on IF algorithm
- A Survey on Multi-Keyword Ranked Query Search over Encrypted Cloud Storage
- Prescreening of Skin Lesions from Digital Images
Last modified: 2021-07-01 14:26:37