Improved Architectures for Fused Floating Point Add-Subtract Unit
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 12)Publication Date: 2015-12-05
Authors : Pooja Potdar; S. S. Tamboli;
Page : 496-498
Keywords : Digital signal processing DSP; Floating point arithmetic; Fused floating point operation; High speed computer arithmetic;
Abstract
The fused floating point add-subtract unit is useful for digital signal processing (DSP) applications Such as fast Fourier transform (FFT) & discrete cosine transform (DCT) butterfly operations. To improve the performance of fused floating point add-subtract unit, a dual path algorithm & pipelining algorithms are useful. The designs are implemented for both single and double precision. The fused floating point add-subtract unit saves area and power consumption compared to discrete floating point add-subtract unit. The dual path design reduces latency compared to discrete design with area and power consumption between discrete and fused design. The fused dual path floating point add-subtract unit can be split into two pipeline stages, since latencies of two pipeline stages will be fairly well balanced.
Other Latest Articles
- A Survey Paper of a Distributed Three-hop Routing Protocol to Increase the Capacity of Hybrid Wireless Networks
- Chinua Achebe: An Exemplar in the Postcolonial Epoch
- Survey on Recognize Malignant Facebook Application
- Coincidence and Common Fixed Point Theorems in D-Metric Spaces
- Study of Dataset Feature Filtering of OpCode for Malware Detection Using SVM Training Phase
Last modified: 2021-07-01 14:28:06