Design and Simulation of NOT and NAND Gate Using Hybrid SET-MOS Technology
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 12)Publication Date: 2015-12-05
Authors : Daya Nand Gupta; S. R. P. Sinha;
Page : 2270-2274
Keywords : Single Electron Transistor SET; Coulomb Blockade; Orthodox Theory; Hybrid SET-MOS; Pspice;
Abstract
Single Electron Transistor (SET) is an advanced technology for future low power VLSI devices. SET has high integration density and a low power consumption device. While building logic circuits that comprise only of SETs, it is observed that the gate voltage at the input must be higher than the power supply of SET for better switching characteristics. This limitation of SET in the power and gate supply voltages makes it practically inappropriate to build circuits. An approach to overcome this problem, hybridization of SET and CMOS transistor is implemented. In this paper, different types of hybrid SET-MOS circuits are designed such as hybrid SET-MOS inverter and NAND gate is designed and implemented. All the circuits are verified by means of PSpice simulation software version 16.5
Other Latest Articles
- Capacity Evaluation of ISKON Intersection on S.G Highway in Ahmedabad-A Case Study
- A Framework of Privacy Preserving QOS Prediction used for Web Service Recommendation
- Physicochemical Characterization of Water from Nioro
- Diversifies XML Keyword Search Based on its Different Contexts in the XML Data
- Cosmological Model with Decaying in f(R,T) Theory of Gravity
Last modified: 2021-07-01 14:28:06