Implementation of Data Encoding Techniques for Reducing Area, Power Consumption in Network-on-Chip for LDPC Applications
Journal: International Journal of Science and Research (IJSR) (Vol.5, No. 3)Publication Date: 2016-03-05
Authors : Vijaykumar Jadhav; K. Sujata;
Page : 2240-2243
Keywords : Encoding; Interconnection On Chip; Low Density Parity Check; Majority Logic Decoding; Power Analysis;
Abstract
As technology improves, the power dissipated by the links of a network-on-chip (NoC) starts to compete with the power dissipated by the other elements of the communicate ion subsystem, namely, the routers and the network interfaces (NIs). Here, we present a set of data encoding schemes to reduce the power dissipated by the links of a NoC. In this paper, the encoder in LDPC is replaced with our data encoding schemes in order to reduce the power consumption in Low Density Parity Check Techniques. Experiments carried out on both synthetic and real traffic scenarios show the effectiveness of the proposed schemes
Other Latest Articles
- Status of Basic Facilities of Primary Schools: A Case Study of Krishnagar Municipal Area in Nadia District, West Bengal, India
- On Nano Generalized Pre Closed Sets in Nano Bitopological Spaces
- Causal Attribution of Students to their Academic Achievement
- Pollutants Induced Cancer in Experimental Animals
- A Comparative Study of the Role of Various Antibiotic Drugs in Drug Induced Liver Injury by Hepatotoxicity
Last modified: 2021-07-01 14:32:41