Design and Analysis of Full Adder Using Adiabatic Logic
Journal: International Journal of Science and Research (IJSR) (Vol.5, No. 6)Publication Date: 2016-06-05
Authors : Durgesh Patel; S. R. P. Sinha;
Page : 1270-1274
Keywords : adiabatic switching; energy dissipation; power clock; 2PASCL; ECRL;
- Design and Analysis of Full Adder Using Adiabatic Logic
- Design of Full Adder in 180nm Technology Using TG and Adiabatic Logic
- Design and Implementation of High-performance Logic Arithmetic Full Adder Circuit based on FinFET 16nm Technology - Shorted Gate Mode
- DESIGN AND ANALYSIS OF TWO PHASE DRIVE ADIABATIC DYNAMIC ADDER FOR LOW POWER ASICS
- Design and Implementation of Ripple Carry Adder using Various CMOS Full Adder Circuits in 180nm and 130nm Technology
Abstract
Power dissipation is an increasing concern in VLSI circuits. New logic circuits have been developed to meet these power requirements. Power dissipation can be minimized by using various adiabatic logic circuits. In this paper an Adder circuit has been proposed based on 2PASCL and ECRL logic and then compared with Positive Feedback Adiabatic Logic (PFAL), Two-Phase Adiabatic Static Clocked Logic (2PASCL) respectively. Comparison shows significant power saving.
Other Latest Articles
- Improving Neuro-Regeneration Efficiency in the Stem Cell Treatments of Parkinson's Disease: Fetal Tissue vs. Mesenchymal Stem Cell
- Heat Transfer Mechanisms in Nanofluids: A Review
- The Relevance of Egg Shape, Colouration and Day of Lay in Japanese Quails Production
- Non-Hillock Formation and Population of Ag/TiO2 Nanoparticles through Stepwise Annealing
- Time and Frequency Domain Channel Estimation in MIMO-OFDM Co-operative Communication
Last modified: 2021-07-01 14:39:08