Design and Implementation of 16 X 16 High speed Vedic multiplier using Brent Kung Adder
Journal: International Journal of Science and Research (IJSR) (Vol.5, No. 12)Publication Date: 2016-12-05
Authors : Nidhi Singh; Mohit Singh;
Page : 239-242
Keywords : Vedic Multiplier; Delay; VLSI; Brent Kung adder; Urdhva Tiryagbhyam Sutra; Verilog HDL;
Abstract
In VLSI design, the performance of any system is determined by the performance of the elements i. e. Multiplier. Multiplier is the slow element in the system. The speed of multiplier depends on multiplication technique and type of adder. This paper proposes the architecture of 16 x 16 high speed binary arithmetic multiplier using Urdhva Tiryagbhyam sutra of Vedic mathematics. Urdhva Tiryagbhyam sutra is used for generating the partial products. The partial product addition in Vedic multiplier is realized using Brent Kung adder. The HDL used for design is Verilog and code is implemented in Xilinx ISE 14.7 software. The combinational path delay of 16x16 bit Vedic multiplier obtained after synthesis is compared with Vedic multiplier using MUX based adder and found that the proposed Vedic multiplier circuit seems to have better performance in terms of speed.
Other Latest Articles
- Determinants of Unmet Need for Contraception among Currently Married Women in Oromia National Regional State; Evidence from Ethiopia Demographic and Health Survey Data
- Improvement in the Quality of the Object-Oriented System
- The Basic Reproduction Number for Dengue fever in Tamil Nadu (2012) Epidemic
- Models for Predicting Tempering Hardness (Austenitic Temperature 900?C)
- Experimental Verification Using Database Model for Power Generation by Gravity Machine
Last modified: 2021-07-01 14:48:53