Network-on-Chip Architecture Based on Cluster Method
Journal: International Journal of Scientific Engineering and Research (IJSER) (Vol.3, No. 3)Publication Date: 2015-03-05
Authors : Raj Kumar .S;
Page : 61-65
Keywords : cluster; on-chip; bus; topology;
Abstract
Network-on-Chip architectures are emerging for the highly scalable, reliable, and modular on-chip communication infrastructure platform. On-chip networks utilize 2-D mesh topology. As the number of the cores present on-chip is increasing rapidly, the diameter of the network-on-chip is also increasing rapidly, which leads to large delay and energy consumption. The NoC architecture uses layered protocols and packet-switched networks which consist of on-chip routers, links, and network interfaces on a predefined topology. This paper proposed a cluster based topology with long-range links insertion algorithm. Finally, we evaluate the performance of the topology proposed in this paper through simulations.
Other Latest Articles
- Design and Implementation of Robotic Vehicle Can Be Controlled Using Hand Gesture
- Condition Monitoring of Wind Turbine Gearbox by Vibration Analysis
- Utilizing AES and XOR Encryption Scheme for Enhancing Data Security and Promoting Data Auditability in Cloud
- Green Chemistry ? A Review
- Comparison between Traditional IP Networks/Routing and MPLS
Last modified: 2021-07-08 15:22:18