Area Efficient Full Adder Design for Low Power Application
Journal: International Journal of Scientific Engineering and Research (IJSER) (Vol.4, No. 12)Publication Date: 2016-12-05
Authors : Karthika .P. S; Sowmiya .J; Brunda Kaleeswari .K; Murlidharan .K;
Page : 23-25
Keywords : CMOS; VLSI; Adder; Transmission Gate Adder; Conventional CMOS Adder.;
Abstract
In this paper, hybrid logic style is adopted to design the full adder. The main objective of this design is to achieve low power and high speed. Hybrid logic style used is the combination of C-CMOS logic (Complementary Metal Oxide Semiconductor) and Transmission gate (TG) logic. The circuit was implemented using Microwind tool in 90nm technology. Performance metrics of power and speed are compared with existing adder designs such as conventional CMOS adder, Transmission gate adder (TGA). Average Power consumption of the proposed design is found to be 0.265 ?W at 90nm for 1.2V supply.. Delay in the signal propagation is measured as 0.008ns.
Other Latest Articles
- Fluid Flow Analysis of Parallel Flow Heat Exchanger by Varying Inlet Flow Velocities
- Advanced Authentication System for Android Smartphone
- Geo-spatial Analysis of Watershed Characteristics Using Remote Sensing and GIS Techniques: A Case Study of Kassai River
- Hysteresis Controller Using MOSFET Gate Driver Circuit
- SUSTAINABLE REOPEN OF SCHOOL PREVENING REINFECTION-CORONAVIRUS-2 IN NEW-NORMAL BY VACCINE-NATIONALISM-EQUITY-PASSPORT WITH GINGER-DRINKS-BIO-MEDICINAL-MID-DAY-MEALS!
Last modified: 2021-07-08 15:44:55