RECENT TREND BASED WALLACE TREE MULTIPLIER AIMING TO LOW LEAKAGE POWER
Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.4, No. 2)Publication Date: 2015-03-02
Authors : M.Vijayan; T.Jayachandran; D.Arulanantham;
Page : 96-100
Keywords : Domino logic; Leakage-tolerant; Noise immunity; Wallace Multiplier; Wide fan-in;
Abstract
A new domino circuit is proposed with low leakage and high noise immunity which decreases the parasitic capacitance on the dynamic node, yielding a smaller keeper for wide fan-in gates to implement fast and robust circuits. The technique utilized is based on comparison of mirrored current of the pull-up network with its worst case leakage current. Thus, the power consumption and delay are reduced. A 4*4 Wallace tree multiplier is designed based on CCD (Current Comparison Domino) which uses low leakage high speed full adders. These full adders uses current comparison based domino logic to achieve low leakage and high speed. The proposed 4*4 Wallace tree multiplier using current comparison based domino logic full adders was simulated using 180nm CMOS technology which shows a relative power reduction when compared to the 4*4 Wallace tree multiplier using standard full adders.
Other Latest Articles
- EFFECT OF QUANTUM PARAMETER?H ON LONGITUDINAL ELECTRO? KINETIC WAVE CHARACTERISTICS IN MAGNETISED SEMICONDUCTOR PLASMA
- A PSEUDO RELEVANCE BASED IMAGE RETRIEVAL MODEL
- HIDING OF DATA USING STEGANOGRAPHY TECHNIQUE
- A NEW APPROACH FOR VIDEO OBJECT MINING: ISSUES AND CHALLENGES
- SURVEY ON DIFFERENT STEGANOGRAPHY TECHNIQUES
Last modified: 2015-02-21 20:58:34