Design of 256 x 256 bit Vedic Multiplier
Journal: International Journal of Science and Research (IJSR) (Vol.10, No. 9)Publication Date: 2021-09-05
Authors : Aishwarya K M; Kiran V;
Page : 122-125
Keywords : Urdhva Tiryagbhyam; Vedic mathematics; Vedic multiplier; Verilog;
Abstract
Multilplication has turned out to be an important operation in many DSP based applications and processors. The design for an area efficient, high speed and low power circuits are the prime objective for most of the VLSI circuits today. This paper presents a design for the implementation of 256 x 256 vedic multiplier. The design was carried out by designing the vedic multiplier for lower bits and by designing adders required for the design. The design was synthesized and delay was tabulated for varios vedic multipliers. The tool used in achieving this is Vivado.
Other Latest Articles
- Water Management in India and Recycling Techniques
- Disjointed Life and Characterisation in Sons and Lovers by D. H. Lawrence
- A Case Report: Diarrhea as the Initial Manifestation of Patient with COVID-19 Infection
- Samyakapatradi Yoga - A Review
- The Unethical Use of the Social Media and its Effect on the People of Sierra Leone
Last modified: 2022-02-15 18:43:29