Analyzing Performance of VHDL-AMS for Switch Level Modeling and Simulation
Journal: International Journal of Scientific Engineering and Technology (IJSET) (Vol.2, No. 5)Publication Date: 2013-05-01
Authors : Pooja. A.B. Nupur D.K. Nisha. S. S. Prashant V. K;
Page : 438-442
Keywords : VHDL-AMS; modeling; MOSFET; simulation;
Abstract
VHDL-AMS (IEEE 1076.1-1999), an extension to the VHDL, is considered to be a unified language for digital analog, mixed-signal modeling [1],[2]. Although traditionally AMS language is commonly used for behavioral modeling, in this paper special emphasis is given to modeling of mosfet based devices at switch level. We have analyzed VHDL-AMS for switch level modeling on basis of accuracy and response time. It is demonstrated by comparing parameters of CMOS inverter, universal gates and full adder. For all circuits implemented at switch level mosfet used is level-3 MOS Empirical model validated in SystemVision 5.9 from Mentor Graphics
Other Latest Articles
- Quality of Service Routing Issues in Mobile Ad Hoc Network- Review
- Performance Analysis of Different Inverse Filter Design Techniques
- An Innovative Approach to File Security Using Bluetooth
- Feasibility Study of Fenton Method for the Treatment of Dyeing and Printing Mill Wastewater
- Rainfall Water Runoff Determination Using Land Cover Classification of Satellite Images For Rain Water Harvesting Application
Last modified: 2013-05-24 22:23:48