SYNTHESIS AND FPGA VALIDATION OF PARALLEL PREFIX ADDERS
Journal: International Journal of Advanced Research (Vol.10, No. 10)Publication Date: 2022-10-19
Authors : Sandeep S.; Kiran V.;
Page : 708-717
Keywords : KSA CSKA CLA RCA HDL Xilinx Vivado Cadence Genus;
Abstract
In this work, the design implementation, functionality testing, design synthesis and bitstream generation of various n-bit adder architecture of RCA, CLA, CSkA and KSA. And addresses various forms of adders which include Ripple-carry (RCA), Carry-lookahead (CLA), Carry-skip (CSkA), and Kogge-stone (KSA) adders. Certain design restrictions for digital VLSI circuits, such speed and area, can be satisfied using these adders. All the mentioned adder are designed using Verilog HDL, implemented the same on Xilinx Vivado 2018.2, functionality test is carried out by writing testbench, bitstream generated for the same and synthesized using Cadence genus.
Other Latest Articles
- RISK FACTORS AND CLINICAL PRESENTATION OF VERNAL KERATOCONJUNCTIVITIS IN PATIENTS VISITING THE OUTPATIENT DEPARTMENT AT A RURAL TERTIARY CARE HOSPITAL
- Facets and Artifices of War: A Historical Reading of “The Warrior’s Soul” by Joseph Conrad
- EVALUATION OF EFFECTS OF 1.2% ATORVASTATIN AS A LOCAL DRUG DELIVERY: A RANDOMIZED CONTROLLED CLINICAL STUDY
- A DESCRIPTIVE STUDY TO FINDOUT THE LEVEL OF SATISFACTION AMONG PARENTS REGARDING SERVICES RECEIVED DURING HOSPITALIZATION OF CHILDREN IN PEDIATRIC WARD, IGMC SHIMLA, H.P
- A STUDY TO ASSESS THE KNOWLEDGE REGARDING ADAPTIVE STRATEGIES ON MENSTRUATION AMONG EARLY ADOLESCENT GIRLS STUDYING IN SELECTED SCHOOLS, PUNJAB
Last modified: 2022-11-12 20:55:21