Design of Novel Low Power 6T XNOR based Full Adder and Full Subtractor and Comparison of Various Adders and Subtractors
Journal: International Journal of Emerging Trends in Engineering Research (IJETER) (Vol.12, No. 4)Publication Date: 2024-04-07
Authors : R. Loganya B. Manisha CH. Jahnavi G. Jyothsna Devi;
Page : 57-61
Keywords : DSCH; Full Adder; Full Subtractor; Low Power; Micro wind 3.1; VLSI; 6T XNOR.;
Abstract
Portable high speed digital devices are an emerging area and the designing of such circuits in VLSI is the need of the hour. Arithmetic and logic functions are the main blocks of such designs. Adders and subtractors are used in complex data processing to perform arithmetic operations. Designing of adders and subtractor using 6T XNOR demonstrates Low power, high speed switching and also optimized Area by means of transistor count compared to conventional adders and subtractors. This paper presents novel approach for 6T XNOR based full adder and full subtractor circuits. The circuit realization has been performed using DSCH and waveforms are obtained by using Micro wind 3.1
Other Latest Articles
- Acoustical Efficiency and Physico-Mechanical Characteristics Study for New Composite Material: Ethylene Vinyl Acetate and Wood Sawdust
- Analysis of Spatial Curved Bi-Fixed Beam with Varying Curvature and Varying Cross-Sectional Area Using Finite Displacement Transfer Method
- Enhancement of Genetic Algorithm by J.Zhang Applied to Tour Planning
- Comparison of Marshall Quotient Value on Laston Ac-Wc with Additional Pecan Shell Charcoal Waste
- Factors Affecting User Experience of E-Government Services: An Exploratory Review
Last modified: 2024-04-19 21:57:33