ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

DESIGN AND IMPLEMENTATION OF UART USING VERILOG: PARALLEL-IN-SERIAL-OUT AND SERIAL-IN-PARALLEL-OUT MODULES

Journal: International Journal of Advanced Research (Vol.13, No. 07)

Publication Date:

Authors : ; ;

Page : 924-928

Keywords : UART Verilog PISO SIPO Parallel-to-Serial Conversion Serial-to-Parallel Conver.;

Source : Downloadexternal Find it from : Google Scholarexternal

Abstract

The Universal Asynchronous Receiver-Transmitter (UART) is a key component in digital communication, enabling efficient serial data

Last modified: 2025-08-25 14:54:05