A Review Paper on Power Minimization Techniques in FPGAs
Journal: IPASJ International Journal of Electronics & Communication (IIJEC) (Vol.3, No. 5)Publication Date: 2015-06-03
Authors : Mohit Bajpai; Dinesh Chand Gupta;
Page : 21-24
Keywords : Keywords: Voltage control; Low power; FPGA;
Abstract
ABSTRACT This review paper presents a survey to show the work done on how power of FPGA is minimized by applying different techniques. Among these the self adaptive voltage controlling is most efficient technique which able to reduce power without affecting system performance. This review paper includes the study of 14 research papers on low power FPGA.
Other Latest Articles
- Electrical Impedance Tomography for Biomedical Application
- Analysis & Performance Evolution of IRIS Recognition SVD, KLV and EBP Algorithms using Neural Network Classifier
- Predicting Protein-Protein Interactions through Associative Classification Technique
- An Encapsulated Approach for Microarray Sample Classification using Supervised Attribute clustering and Fuzzy Classification Algorithm
- A Model For Secure Data Sharing Using Attribute Based Encryption
Last modified: 2015-06-05 14:46:22