MINIMISATION OF LEAKAGE (SPILLAGE) CURRENT IN CMOS CIRCUITS USING INPUT VECTOR

In CMOS circuits, the lessening of the edge voltage because of voltage scaling prompts increment in sub limit spillage current and thus, static force scattering. We have proposed a novel strategy called LECTOR for outlining CMOS entryways which fundamentally chops down the spillage current without expanding the dynamic force scattering. In the proposed system, we present two leakage control transistors (a p - sort and a n - sort) inside of the rationale door for which the entryway terminal of every spillage control transistor is controlled by the wellspring of the other.