Modified Ultra-Low Power NAND Based Multiplexer and Flip-Flop
Journal: International Journal of Science Technology and Engineering (Vol.2, No. 6)Publication Date: 2015-2016
Authors : Amit Saraswat; Chanpreet Kaur;
Page : 99-103
Keywords : NAND LATCH; FLIP FLOP; PDP; Low Power VLSI; CMOS Technology;
Abstract
In this paper an ultra-low power NAND based multiplexer and flip flop is proposed. The modified design is compared to conventional 4*1 multiplexer and shows dynamic and static power reduction up to 32.077% and 45.055% respectively while for JK flip flop, dynamic and static power reduction up to 84.25% and 92.47%respectively. Simulations have been done on 270C temperature and 50MHz frequency. With every selection line input dynamic power consumption is calculated, static power consumption, delay and power delay product. The simulations have been carried out on Tanner EDA.
Other Latest Articles
- Obtaining Pitch Contour Model for Parts of Speech (such as noun, verb) for Kannada Language
- Housing for Elderly in Jammu
- Correlation between Actual and Estimated W/C Ratio of Fresh Concrete
- Implementation of DSP Based Sinusoidal Pulse Width Modulation for Three phase Inverter
- An Approach to Protect the Secret Image Data and Verification of Dealer Using Image Fusion
Last modified: 2016-02-02 22:12:24