Sub-threshold Logic for Ultra-Low Power Consumption
Journal: The International Journal of Technological Exploration and Learning (Vol.2, No. 4)Publication Date: 2013-08-15
Authors : Isha Arora;
Page : 135-137
Keywords : Subthreshold logic; Sub-DTMOS; VT-Sub-CMOS.;
Abstract
In the ultra low power end of design spectrum when performance is of secondary importance, digital subthreshold logic circuits are more applicable than the regular MOS logic. In this paper, we propose two different subthreshold logic families: 1) variable threshold voltage subthreshold CMOS (VT-Sub-CMOS) and 2) subthreshold dynamic threshold voltage MOS (Sub-DTMOS) logic. Both these logic families have comparable power consumption as regular subthreshold CMOS logic along with superior robustness and tolerance to process and temperature variations.
Other Latest Articles
- Distributed Cut Detection in Wireless Sensor Networks
- Finding Node Location And Time Sensive In Wireless Sensor And Adhoc Networks
- Power Reduction in OFDM based Cognitive Radio Systems
- Multichannel Allocation in Data Schemes using Data Mining(DMM) based Methodology for Multi Moving Nodes in Adhoc Computing System
- Personal Demographic Factors and their Influence on Entrepreneurial Intention : A Case in Srilanka Dr. B. Nimalathasan Department of Accounting University of Jaffna
Last modified: 2013-09-10 04:34:54