IMPLEMENTATION OF UART WITH SINGLE ERROR CORRECTION USING VERILOG
Journal: International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) (Vol.6, No. 2)Publication Date: 2016-04-30
Authors : SARASWATHI PRIYANKA.V; SUREENDRA. P; JYOTHI. T; PRADEEP. K; JAYA SWAROOP. K;
Page : 1-6
Keywords : FEC (Forward Error Correction); Hamming Code; SEC Code; Universal Asynchronous Receiver Transmitter (UART); Xilinx ISEv;
Abstract
A Universal Asynchronous Receiver / Transmitter (UART) is responsible for performing the main task in serial communications with computers. This paper presents Implementation of UART with single error correction using verilog methodology..The design is implemented in spartan 6 FPGA. In Communication the cost as well as complexity of the system increases due to simultaneous transmission of data bits on multiple wires so noise is produced in multiprocessor communication to achieve this we are using hamming code method
Other Latest Articles
- EFFECT OF SHAPE OF MAIN REINFORCEMENT IN SLABS
- INFLUENCE OF INJECTION TIMING ON PERFORMANCE PARAMETERS AND COMBUSTION CHARACTERISTICS OF HIGH GRADE SEMI ADIABATIC DIESEL ENGINE WITH COTTON SEED BIODIESEL
- TISSUE ENGINEERED NANOFIBER POLY (VINYL ALCOHOL) MESH FOR THE TREATMENT OF ABDOMINAL WALL HERNIA
- ABDOMINAL HERNIA REPAIR WITH POLY(SUCCINIMIDE) AND WITH ITS CYSTEAMINE CROSSLINKED NANOFIBER HERNIA MESHES. A PRELIMINARY EXPERIMENTAL STUDY
- INFLUENCE OF EXTRACTING SOLVENTS ON ITS ANTIOXIDANT PROPERTIES OF BAWANG DAYAK (ELEUTHERINE PALMIFOLIA L. MERR)
Last modified: 2016-06-07 16:45:01