ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

IMPLEMENTATION OF UART WITH SINGLE ERROR CORRECTION USING VERILOG

Journal: International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) (Vol.6, No. 2)

Publication Date:

Authors : ; ; ; ; ;

Page : 1-6

Keywords : FEC (Forward Error Correction); Hamming Code; SEC Code; Universal Asynchronous Receiver Transmitter (UART); Xilinx ISEv;

Source : Download Find it from : Google Scholarexternal

Abstract

A Universal Asynchronous Receiver / Transmitter (UART) is responsible for performing the main task in serial communications with computers. This paper presents Implementation of UART with single error correction using verilog methodology..The design is implemented in spartan 6 FPGA. In Communication the cost as well as complexity of the system increases due to simultaneous transmission of data bits on multiple wires so noise is produced in multiprocessor communication to achieve this we are using hamming code method

Last modified: 2016-06-07 16:45:01