Design and Co-Simulation of Depth Estimation Using Simulink HDL Coder and Modelsim
Journal: Mehran University Research Journal of Engineering and Technology (Vol.35, No. 3)Publication Date: 2016-07-01
Authors : Farida Memon; Aamir Hussain Memon; Shahnawaz Talpur; Fayaz Ahmed Memon; Rafia Naz Memon;
Page : 473-482
Keywords : Depth Estimation; Shape From Focus; Hardware Description Language Coder; Field Programmable Gate Arrays.;
Abstract
In this paper a novel VHDL design procedure of depth estimation algorithm using HDL (Hardware Description Language) Coder is presented. A framework is developed that takes depth estimation algorithm described in MATLAB as input and generates VHDL code, which dramatically decreases the time required to implement an application on FPGAs (Field Programmable Gate Arrays). In the first phase, design is carriedout in MATLAB. Using HDL Coder, MATLAB floating- point design is converted to an efficient fixed-point design and generated VHDL Code and test-bench from fixed point MATLAB code. Further, the generated VHDL code of design is verified with co-simulation using Mentor Graphic ModelSim10.3d software. Simulation results are presented which indicate that VHDL simulations match with the MATLAB simulations and confirm the efficiency of presented methodology.
Other Latest Articles
- PROCESSING OF COAL TAR AND CATALYTIC HYDROGENATION OF COALIN THE ATMOSPHERE OF REDUCING GASES AND COAL MINE METHANE
- METHODS OF COAL LIQUEFACTION
- Exergy Analysis of a Subcritical Reheat Steam Power Plant with Regression Modeling and Optimization
- Air Consumption Analysis of Air-Jet Weaving
- Effect of Canal Bank Filtration on Quality of Water Long Hyderabad City
Last modified: 2016-06-23 23:05:01