Design of BPSK Modulator Using VHDL
Journal: INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY (Vol.13, No. 12)Publication Date: 2014-10-31
Authors : Mamtha Shetty;
Page : 5247-5252
Keywords : ;
Abstract
Binary Phase Shift Keying represents the simulation results of binary digital modulation schemes. Here for BASK and BPSK modulation techniques use FPGA algorithm. If multiplier block is used for multiplication bit stream with carrier signal, used time will rises. In addition using multiplier block obtained simulation results were analyzed and compared to other simulation results. Source consumptions of FPGA-based BASK modulation technique and BPSK modulation technique were compared. Also, for different modulation algorithm, source consumptions of BASK and BPSK modulation technique were analyzed using VHDL. Designed modulators using VHSIC (Very High Speed Integrated Circuit) Hardware Description Language (VHDL) was realized on high speed FPGA (Field Program Programmable Gate Array). Because for used modulation technique data rate transfer is fairly important in wireless communication systems. The highest speed data rate transfer can be realized using fiber optic cables. In addition, BER (Bit Error Rate) of BASK and BPSK modulator was compared using MATLAB simulation program. Binary data rate is same for BPSK and BASK. BPSK and BASK modulations were designed on FPGA using VHDL hardware description language.
Other Latest Articles
- A Proposed Electronic Health Record Content Structure According To Several Clinical Organizations Survey
- Validation of DeLone and McLean model to analyze decision support systems success in the banking sector of Oman
- Microprocessor Architecture Era for Development Cloud Computing of Ministry of Electricity and Energy of Egypt
- A NEW APPROACH FOR LOAD BALANCING IN CLOUD COMPUTING
- MANAGER BETWEEN THE LAW AND ETHICS
Last modified: 2016-06-29 16:40:03