Nand gate architectures for memory decoder
Journal: INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY (Vol.7, No. 2)Publication Date: 2013-01-01
Authors : Shivkaran Jain; Arun Kr. Chatterjee;
Page : 610-614
Keywords : Memory decoder; nor based nand; source coupled nand; high speed; low power;
Abstract
This paper presents some nand gate design styles which when used in decoder reduces energy consumption and delay. Basically conventional, nor style nand, source coupled nand is discussed. The three designs conventional, nor style nand, source coupled nand, ranges in area, speed and power. In nor style nand transistors are added in parallel so high fan-in is obtained and logical effort is reduced. In source coupled nand number of transistors are reduced it give speed of operation compared to an inverter. When simulated and compared it is found that nor style nand is 35% faster and 67 % more power efficient than conventional. Source coupled nand is found to be 36% faster and 82% more power efficient than conventional nand gate.
Other Latest Articles
- A review on working models of packet filtering in firewall technology
- Analysis of Multi layer Perceptron Network
- Image Enhancement based on “Contrast Enhancement & Fuzzification Histogram Equalization” and Comparison with Contrast Enhancement Techniques
- Biometric application and classification of individuals using postural parameters
- A FRAME WORK FOR WEB INFORMATION EXTRACTION AND ANALYSIS
Last modified: 2016-06-29 19:33:34