Logical Design of Quaternary Signed Digit Conversion Circuit and its Effectuation using Operational Amplifier
Journal: Bonfring International Journal of Power Systems and Integrated Circuits (Vol.02, No. 4)Publication Date: 2012-12-30
Authors : Tanay Chattopadhyay; Tamal Sarkar;
Page : 07-12
Keywords : Multi-Valued Logic; Binary 2's Compliment Number; Quaternary Signed Digit; Radix Conversion; OPAMP;
Abstract
In binary number system carry is a major problem in arithmetical operation. We have to suffer O(n) carry propagation delay in n-bit binary operation. To overcome this problem signed digit is required for carry free arithmetical operation. Further, literature reviews suggest that multi-valued logic (MVL) would be a better choice to address the problem of developing faster chips for performing faster computational operation. Quaternary Signed Digit (QSD) have a major contribution in higher radix (=4) carry free arithmetical operation. For digital implementation, the signed digit quaternary numbers are represented using 3-bit 2's compliment notation. In this paper, a simple and new technique of binary (2's compliment) to QSD conversion is proposed and described. Well-known operational amplifier (OPAMP) based digital to analog converter circuit is also given to verify the above technique.
Other Latest Articles
- Effect of Dimension & Material Composition on Transmission Coefficient and Tunneling Current of Double Quantum Barrier Structure with Band Nonparabolicity
- Automatic Gas Valve Control System using Arduino Hardware
- Quadrature Sine Wave Signals Generated by Selection Topology and its Components
- Three Phase Active Conditioner for Harmonics Mitigation
- Designing of Lab View Based Electrical Capacitance Tomography System for the Imaging of Bone Using NI ELVIS and NI USB DAQ 6009
Last modified: 2013-09-24 21:47:16