Design and Performance Analysis of Various Adders using Verilog?
Journal: International Journal of Computer Science and Mobile Computing - IJCSMC (Vol.2, No. 9)Publication Date: 2013-09-30
Authors : Maroju SaiKumar P. Samundiswary;
Page : 128-138
Keywords : Ripple Carry Adder; Carry Skip Adder; Carry Increment Adder; Carry Look Ahead Adder; Carry Save Adder; Carry Select Adder; Carry Bypass Adder; FPGA; Xilinx ISE;
Abstract
Adders are one of the most widely digital components in the digital integrated circuit design and are the necessary part of Digital Signal Processing (DSP) applications. With the advances in technology, researchers have tried and are trying to design adders which offer either high speed, low power consumption, less area or the combination of them. In this paper, the design of various adders such as Ripple Carry Adder (RCA), Carry Skip Adder (CSkA), Carry Increment Adder (CIA), Carry Look Ahead Adder (CLaA), Carry Save Adder (CSA), Carry Select Adder (CSlA), Carry Bypass Adder (CByA) are discussed and the performance parameters of adders such as area and delay are determined and compared. Various adders are designed using Verilog HDL. Then, they are simulated and synthesized using Xilinx ISE 13.2 for Virtex-6 family device with speed grade -2.
Other Latest Articles
- Design and Implementation of Rijndael Encryption Algorithm Based on FPGA?
- Lifetime Maximization in Sensor Networks for Rare-Event Detection using Optimal Sleep Scheduling?
- A New Technique for Test Case Prioritization
- A Survey of Time Synchronization Protocols for Wireless Sensor Networks?
- THEORETICAL ASPECTS OF TRANSDERMAL DRUG DELIVERY SYSTEM
Last modified: 2013-09-26 00:25:26