DESIGN OF HIGH SPEED SUBTHRESHOLD INTERCONNECTS USING MCML TECHNIQUE
Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.5, No. 8)Publication Date: 2016-08-30
Authors : Amruta S.Thorat; R. S. Khule; S. D.Pable;
Page : 729-736
Keywords : MOS current mode logic (MCML); Subthreshold; Delay; Power Delay Product(PDP); Energy Delay Product(EDP); Total delay(Tpd);
Abstract
The recent trend in the VLSI industry toward miniature designs, low power consumption, and increased growth of portable applications compels resear chers to design circuit having h igh speed. This is achieved by operating circuits under subthreshold condition and by designing interconnects using various techniques. This paper presents designing of Subthreshold interconnects using MCML technique which exhibit s a decrease in delay in terms of designing o f interconnects under subthreshold region as compared to CMOS technique s . Circuit is implemented in 32nm MOS technology using HSPICE. The results illustrates that total delay improvement is achieved by using proposed system which helps the circuit to oper ate at high speed and it also improves propogation de lay and energy delay .
Other Latest Articles
- PHYSICS AND CLEVER LYRICS
- TEA CONCEPT IN THE LINGUISTIC WORLDIMAGE (BASED ON THE MATERIAL OF THE CHINESE AND RUSSIAN LANGUAGES)
- MIX MATRIX MODELING OF TWO - PORT SURFACE ACOUSTIC WAVE DEVICE FOR PROTEIN CHARACTERIZATION
- THEME THODOLOGY OF BUSINESS COMMUNICATION WITH THE REPRESENTATIVES OF ENGLISH-LANGUAGE CULTURE
- A NEW SYSTEM FOR INSERTING A MARK PATTERN INTO H264 VIDEO
Last modified: 2016-08-17 20:55:03