A Review Paper on Memory Testing using BIST
Journal: GRD Journal for Engineering (Vol.1, No. 4)Publication Date: 2016-04-01
Authors : Ritu Singh Thakur; C. V. Raman University kola; Bilaspur C.G.; Akanksha Awasthi; C. V. Raman University kola; Bilaspur C.G.;
Page : 94-98
Keywords : Built-in Self-Test; Random Access Memory; CUT circuit under test; TPG Test Pattern Generation; Response Analysis;
Abstract
In this review paper, Built-in self-test has been studied. This Built-in Self-Test (BIST) technique not only helpful from economically but also it gives test logic for the test pattern. This paper concluded basic test problems and some reliable methods of solution discussed in this paper while studied level of BIST. The basic concept of BIST that it provide a path by which system could test itself.
Citation:Ritu Singh Thakur, Dr. C. V. Raman University kola, Bilaspur (C.G.); Akanksha Awasthi ,Dr. C. V. Raman University kola, Bilaspur (C.G.). "A Review Paper on Memory Testing using BIST." Global Research and Development Journal For Engineering 14 2016: 94 - 98.
Other Latest Articles
- Pseudonymization Techniques for Providing Privacy and Security in EHR
- Analysis of Delay and Travel Time for Pre-timed Traffic Signal Coordination on Close Continuous Intersections
- A STUDY ON THE EFFECTIVENESS OF HEALTH CARE PROMOTIONAL PROGRAMMES BY CENTRAL GOVERNMENT FOR WOMEN IN RURAL COIMBATORE
- Sharing Educational Information Based on Blogging Platform
- Cloud Computing and its Applications: A Review
Last modified: 2016-09-08 19:14:49