Share Your Research, Maximize Your Social Impacts
IMPROVED HIGH SPEED IMPLEMENTATION OF FAST ALU USING REDUNDANT BINARY NUMBERS FOR SIGNED AND UNSIGNED NUMBERS
Journal: International Journal of Research in Computer Science and Management (Vol.1, No. 1)Publication Date: 2013-12-15
Authors : Rajesh Parihar; Binod Kumar;
Page : 8-11
Keywords : VHDL (Very High Speed Integrated Circuits Hardware Description Language); Redundant Binary Signed Digit (RBSD); ALU; Adder; Xilinx; RTL;
Source : Download
Find it from : Google Scholar
- IMPROVED HIGH SPEED IMPLEMENTATION OF FAST ALU USING REDUNDANT BINARY NUMBERS FOR SIGNED AND UNSIGNED NUMBERS
- High Speed Vedic Multiplier for 16 Bits Numbers
- VLSI Implementation for BIST Controller using Signed and Unsigned Multiplier
- Design and Implementation of High Speed Signed Multiplier Using 3_2 Compressor
- Effective Atomic Numbers, Electron Densities and CT Numbers of Some Hormones of Dosimetric Interest
Abstract
In this paper we present the design of ALU based on Redundant Binary Signed Digit (RBSD). The unique feature of RBSD allows addition
without typical carry. RBSD along with unsigned number is proposed in my designed. A redundant binary representation is a numeral system that uses more bits than needed to represent a single binary digit because of which most numbers have several representations. ALU is designed using VHDL and its RTL view is generated by its FPGA implementation.
Other Latest Articles
Last modified: 2016-11-03 18:50:41