INTELLECTUAL PROPERTY CORE OF AXI MEMORY CONTROLLER FOR FPGA
Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.5, No. 12)Publication Date: 2016-12-30
Authors : K.C. Mahajan; Mukesh K Yadav;
Page : 194-203
Keywords : AXI; DDR3; Modelsim; Xilinx.;
Abstract
This paper proposes an implementation of AXI 2.0 protocol which removes the limitation of communication architecture, which would otherwise reduce the speed of data transfer in System on chip. We have also implemented DDR3 controller which was then interface with AXI 2.0 protocol. In comparison with earlier generations , DDR1/2 SDRAM, DDR3 SDRAM is a higher density device and achieves higher bandwidth due to the further increase of the clock rate and reduction in power consumption. Proposed protocol was synthesized on Xilinx 13.1 and simulated using Modelsim 6.5e.
Other Latest Articles
- MACROKINETIC COHERENCE OF GAS - PHASE ETHYLENE MONOOXIDATION REACTION BY HYDROGEN PEROXIDE
- REQUIR E MENT ENGINEERING : AN APPROACH TO QUALITY SOFTWARE DEVELOPMENT
- PERFORMANCE ENHANCEMENT OF CLASSIFICATION ACCURACY BY ENSEMBLING TECHNIQUE USING IMBALANCED DATA
- A REVIEW PAPER ON OFFLINE SIGNATURE RECOGNITION SYSTEM USING RADON TRANSFORM WITH GENETIC ALGORITHM
- SILICON PHOTONICS: AN EVOLVING TECHNOLOGY
Last modified: 2016-12-06 21:28:41