FPGA Implementation Of Content Addressable Memory

To reduce the power dissipation in circuits, the reversible logic design is implemented. Reversible logic design is one of the main low power techniques. In the proposed design the address decoder is designed using basic reversible logic gates Fredkin gate and Peres gate.The encoder is designed using Fredkin and Feynman gate. In the use of Peres gate in proposed design reduce the quantum cost and power dissipation of the decoder. The Content Addressable memory architecture will be realized using FPGA Citation: S.Gokila, KIT- KalaignarKarunanidhi Institute of Technology; R.Mythili ,; S.Chandra kala ,. "FPGA Implementation Of Content Addressable Memory." Global Research and Development Journal For Engineering : 306 - 311.