ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Design of Coarse Grain Architecture for DSP Application?

Journal: International Journal of Computer Science and Mobile Computing - IJCSMC (Vol.3, No. 4)

Publication Date:

Authors : ; ;

Page : 212-218

Keywords : CGRAs; FUs; GPS; PE;

Source : Downloadexternal Find it from : Google Scholarexternal


CGRAs consist of an array of a large number of function units (FUs) interconnected by a mesh style network. In stream-based applications, such as telecommunications, data encryptions, and signal processing are the workloads in many electronic systems. In these applications, the real-time constraints often have stringent energy and performance requirements. The application-specific integrated circuits (ASICs) become inevitably a customized solution to meet these ever-increasing demands for highly repetitive parallel computations. In this project proposing a coarse grain architecture and mapping of some DSP Algorithm.

Last modified: 2014-04-10 01:34:47