ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Implementation of Low Power SAR ADC Architecture Using Dual Tail Comparator.

Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.3, No. 4)

Publication Date:

Authors : ; ;

Page : 3051-3056

Keywords : Dual tail comparator; successive approximation; successive approximation register (SAR) ADC; sampling capacitor’s; reference DAC; Input capacitance and switches;

Source : Downloadexternal Find it from : Google Scholarexternal


The comparator is one of the fundamental building block in ADC applications This paper presents based on comparator analysis in the ADC design to optimize power and area, maximize speed and clock frequency. According to an analytical expressions, designers can obtain an intuition about the main contributors to the comparator delay and fully explore the tradeoffs in dynamic comparator is proposed in the circuit of a dual tail comparator. Dual tail comparator is modified for low power and fast operations even in small supply voltages by adding few transistors, positive feedback during the regeneration is strengthened, it results to reduce delay time in the layout simulation results by using CMOS technology analysis. Power consuming for comparator is 0.252 mW and reducing 50% of area of the architecture due transistor sizing using 180 nm method and also improving latch regeneration speed.

Last modified: 2014-05-10 22:35:07