ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Design and Implementation of Low Power Phase Frequency Detector (PFD) for PLL

Journal: International Journal of Scientific Engineering and Technology (IJSET) (Vol.2, No. 3)

Publication Date:

Authors : ;

Page : 160-163

Keywords : Low power; Phase frequency detector (PFD); phase locked loop (PLL); Cadence; Assura.;

Source : Downloadexternal Find it from : Google Scholarexternal


This paper presents a novel Phase frequency detector for Charge Pump Phase locked loop (PLL) applications to enable fast frequency acquisition in the phaselocked loop (PLL). To cope with the missing edge problem, the proposed PFD predicts the reset signal and blocks the corresponding input signal during the reset time. The blocked edge is regenerated after the reset signal is deactivated [1]. The PFD will be implemented using 0.18 ?m technology. The designed PFD can be used in PLL with Frequency up to 1.5GHz. The results reported in this paper based on simulation done using Cadence Assura layout tool.

Last modified: 2013-03-01 09:13:38