ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

High Speed Viterbi Decoder Design With A Rate Of 12 Convolution Code For Tcm Systems

Journal: International Journal of Technology Enhancements and Emerging Engineering Research (IJTEEE) (Vol.1, No. 4)

Publication Date:

Authors : ; ;

Page : 126-130

Keywords : Key words Viterbi decoder; convolution encoder; TCM; T-algorithm; FPGA.;

Source : Downloadexternal Find it from : Google Scholarexternal


High speed Viterbi decoder design for trellis coded modulation TCM is presented in this paper. It is well known that the Viterbi decoder VD is the dominant module for determining shortest path. We propose a pre-computation architecture incorporated with T-algorithm for VD which can find the shortest path without degrading the decoding speed much. A general solution to derive the optimal pre-computation steps is also given in the paper. Implementation result of a VD for a rate-12 convolution code used in a TCM system shows that compared with the full trellis VD with the constraint length 9. This work focuses on the realization of convolution encoder and adaptive Viterbi decoder AVD with a constraint length K of 9 and a code rate kn of 12 Implemented on FPGA. The results are tested by using ISE 10.1 and Modelsim.

Last modified: 2014-05-18 02:21:54