ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Performance Analysis of an NoC for Multiprocessor SoC.

Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.3, No. 3)

Publication Date:

Authors : ; ;

Page : 1203-1207

Keywords : Buffer less deflection routers; Chipper tecniques; FPGA; Multiprocessor system on chip; Multistage interconnets; Network onchip.;

Source : Downloadexternal Find it from : Google Scholarexternal


In this work focus on ‘Network on chip’ and “Multiprocessor system on chip” applications its a guaranteed supporting for network process to reducing the circuit area, lower power consumption, low cost, and increases the performance. Network employs multi-stage network approaches on packet switching and pipelined circuit switching. Based on packet switching need more buffers, area should be high. To overcome the occupy more area by using pipelined circuit switching reducing some buffers in a multiple networks, The proposed network employs CHIPPER (Cheap-Interconnect Partially Permuting Router) technique for using “bufferless deflection router” method. This bufferless deflection routers to eliminate route buffers and cross buffers. So Removing buffers yields more energy in network on chip.

Last modified: 2014-05-22 16:17:06