ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Speed Analysis of Body Biased TSPC and ETSCPC Flip Flops

Journal: International Journal of Science and Research (IJSR) (Vol.3, No. 6)

Publication Date:

Authors : ; ;

Page : 847-850

Keywords : CMOS integrated circuit; D ?ip-?op (DFF); frequency divider; frequency synthesizer; high-speed digital circuit; phase-locked loops (PLLs); true single-phase clock (TSPC).;

Source : Downloadexternal Find it from : Google Scholarexternal


"In this paper the Performance of body biased True Single Phase Clock (BBTSPC) and body biased Extended True Single Phase Clock (BBETSPC) are investigated. The delay of BBTSPC and BBETSPC are analyzed, simulated and compared with the existing TSPC and ETSPC. A high speed divide-by-2/3 unit of prescaler with the body biased is proposed and validated that this prescaler can operate with higher frequency of 4 GHz stably on a 180 nm technology .This prescaler with the body bias design can be widely used in Communication data analysis probe systems. "

Last modified: 2014-06-24 19:15:07