ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

FPGA Implementation of Digital PI Filter and Reset Loop Controller for DPLL

Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.3, No. 6)

Publication Date:

Authors : ; ;

Page : 745-748

Keywords : Proportional; Integral; Reset Loop filter; VHDL; FPGA; and DPLL.;

Source : Downloadexternal Find it from : Google Scholarexternal


This paper presents implementation of Digital PI (Proportional- Integral) filter on FPGA and reset loop filter for Digital Phase Locked Loops (DPLL). The PI filter is derived from control theory, known as “proportional + integral” action. The proportional controllers are commonly used in industry and it takes control action based on the present control errors. The paper aims to obtain proper FPGA implementation results of Digital PI filter for DPLL and in addition to it, a reset loop filter is designed which involves, damping the filter response to improve the overall locking performance in DPLL. VHDL programming language is used for coding and the software used is Libero ide v9.1. The designed Digital PI filter and reset loop filter or controller in VHDL is verified with FPGA implementation results.

Last modified: 2014-07-04 22:52:02